How Do I Convert VHDL Code to Verilog Without Errors